- Community Home
- >
- Servers and Operating Systems
- >
- Integrity Servers
- >
- Re: What is meant by Double Chip spare is enabled ...
Integrity Servers
1753681
Members
5904
Online
108799
Solutions
Forums
Categories
Company
Local Language
back
Forums
Discussions
Forums
- Data Protection and Retention
- Entry Storage Systems
- Legacy
- Midrange and Enterprise Storage
- Storage Networking
- HPE Nimble Storage
Discussions
Discussions
Discussions
Forums
Discussions
back
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
- BladeSystem Infrastructure and Application Solutions
- Appliance Servers
- Alpha Servers
- BackOffice Products
- Internet Products
- HPE 9000 and HPE e3000 Servers
- Networking
- Netservers
- Secure OS Software for Linux
- Server Management (Insight Manager 7)
- Windows Server 2003
- Operating System - Tru64 Unix
- ProLiant Deployment and Provisioning
- Linux-Based Community / Regional
- Microsoft System Center Integration
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Blogs
Information
Community
Resources
Community Language
Language
Forums
Blogs
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
11-29-2010 01:08 AM
11-29-2010 01:08 AM
What is meant by Double Chip spare is enabled in each pair DIMMs
Dear Concern,
We are thinking to buy BL890c i2 server. When we are reading memory feature of this server from HP product Bulletin, we have found Double Chip spare is enabled in each pair DIMMs.
Can anyone give me a detail understanding, What is meant by Double Chip spare is enabled in each pair DIMMs??
Also is ECC (Single-bit error correction) is enabled in these memory module??
Thanks
Minhaz
We are thinking to buy BL890c i2 server. When we are reading memory feature of this server from HP product Bulletin, we have found Double Chip spare is enabled in each pair DIMMs.
Can anyone give me a detail understanding, What is meant by Double Chip spare is enabled in each pair DIMMs??
Also is ECC (Single-bit error correction) is enabled in these memory module??
Thanks
Minhaz
2 REPLIES 2
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
11-29-2010 01:51 AM
11-29-2010 01:51 AM
Re: What is meant by Double Chip spare is enabled in each pair DIMMs
There was anywhere on hp.com a link to a white paper about the sx2000 chipset that explains this feature.
In easy words, the DIMM works more or less like a raid5, so it can correct even multibit errors.
Hope this helps!
Regards
Torsten.
__________________________________________________
There are only 10 types of people in the world -
those who understand binary, and those who don't.
__________________________________________________
No support by private messages. Please ask the forum!
If you feel this was helpful please click the KUDOS! thumb below!
In easy words, the DIMM works more or less like a raid5, so it can correct even multibit errors.
Hope this helps!
Regards
Torsten.
__________________________________________________
There are only 10 types of people in the world -
those who understand binary, and those who don't.
__________________________________________________
No support by private messages. Please ask the forum!
If you feel this was helpful please click the KUDOS! thumb below!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
11-29-2010 07:52 PM
11-29-2010 07:52 PM
Re: What is meant by Double Chip spare is enabled in each pair DIMMs
Double chip spare is explained in brief in following document on page 14
http://h40089.www4.hp.com/integrity/pdf/4AA0-7545EEE.pdf
"Double-chip-sparing technology is a unique firmware function that can permanently detect/correct an error in a DRAM by recognising failure and then â erasingâ
DRAM bits from the Error Correcting Code (ECC) calculations. It also allows the ECC logic to correct for a second DRAM failure in the same ECC codeword. This reduces the likelihood of a memory-induced crash compared to single-chip-sparing and is more cost effective than memory mirroring..."
HP Integrity servers use ECC DIMMs. So single bit error correction is enabled.
Regards
-Rajesh
http://h40089.www4.hp.com/integrity/pdf/4AA0-7545EEE.pdf
"Double-chip-sparing technology is a unique firmware function that can permanently detect/correct an error in a DRAM by recognising failure and then â erasingâ
DRAM bits from the Error Correcting Code (ECC) calculations. It also allows the ECC logic to correct for a second DRAM failure in the same ECC codeword. This reduces the likelihood of a memory-induced crash compared to single-chip-sparing and is more cost effective than memory mirroring..."
HP Integrity servers use ECC DIMMs. So single bit error correction is enabled.
Regards
-Rajesh
The opinions expressed above are the personal opinions of the authors, not of Hewlett Packard Enterprise. By using this site, you accept the Terms of Use and Rules of Participation.
News and Events
Support
© Copyright 2024 Hewlett Packard Enterprise Development LP