HPE 9000 and HPE e3000 Servers
cancel
Showing results for 
Search instead for 
Did you mean: 

firmware 17.009 (RP8400)

 
Gary_186
Occasional Advisor

firmware 17.009 (RP8400)

We recently had our RP8400 server's firmware level upgraded to 17.009, Since then we are having problems igniting the box with certain HP-UX 11.11 o/s's. I can successfully ignite using HPUX 11.11 Sept 2005, but nothing lower. Does that firmware leave some 11.11 o/s 's unrecoverable ?
thanks
Gary
3 REPLIES 3
Gary_186
Occasional Advisor

Re: firmware 17.009 (RP8400)

update . .the error i get is as follows...


system Panic:

linkstamp: Wed Aug 22 14:53:57 EDT 2007
_release_version: @(#) $Revision: vmunix: vw: -proj selectors: CUPI8$
panic: I/O system hang

PC-Offset Stack Trace (read across, top of stack is 1st):
0x00201108 0x00372da0 0x00830614
0x0003f9a0 0x002553a0 0x0015be2c
0x0016deec 0x0016b744
End Of Stac
Torsten.
Acclaimed Contributor

Re: firmware 17.009 (RP8400)

17.009 is the PDC version of firmware bundle 6.4 and 6.5.
Post a full
MP:CM> sysrev
to get the version sorted.

Can't imagine that PDC directly influence ignite that way ...

How about your ignite version?

Hope this helps!
Regards
Torsten.

__________________________________________________
There are only 10 types of people in the world -
those who understand binary, and those who don't.

__________________________________________________
No support by private messages. Please ask the forum!

If you feel this was helpful please click the KUDOS! thumb below!   
Gary_186
Occasional Advisor

Re: firmware 17.009 (RP8400)

re: ignite . I upgraded ignite on an RP7420 to C.6.3.xx HP-UX11.11 then successsfully ignited the RP8400 (problem server), but got the same 'panic error' upon final boot.

here is the response to the sysdev

:CM> sysrev

Cabinet FPGA and Firmware revision report

System Backplane : GPM FM OSP
------- ------- -------
1.002 1.002 1.002

PCI Backplane : LPM HS
------- -------
1.002 1.000

LPM BOB DRAIN PDHC PDC
------- ------- ------- ------- -------
CELL 0 : 2.002 1.000 1.001 2.004 17.009
CELL 1 : 2.002 1.000 1.001 2.004 17.009
CELL 2 : 0.000 0.000 0.000 0.000 0.000
CELL 3 : 0.000 0.000 0.000 0.000 0.000

FPGA MP
------- -------
Master Core IO : 2.008 4.022
Slave Core IO : 2.008 4.022