HPE 9000 and HPE e3000 Servers
cancel
Showing results for 
Search instead for 
Did you mean: 

sysrev output

 
avik
Valued Contributor

sysrev output

Firstly why does the sysrev output from different machines looks different ?

Secondly how can I identify the MP, BMC, System firmware details from the first output ?


MP:CM> sysrev

Cabinet FPGA and Firmware revision report

System Backplane : GPM FM OSP
------- ------- -------
1.002 1.002 1.001

PCI Backplane : LPM HS
------- -------
1.002 1.000

LPM BOB DRAIN PDHC PDC
------- ------- ------- ------- -------
CELL 0 : 2.002 1.000 1.000 2.002 16.011
CELL 1 : 2.002 1.000 1.000 2.002 16.011
CELL 2 : 0.000 0.000 0.000 0.000 0.000
CELL 3 : 0.000 0.000 0.000 0.000 0.000

FPGA MP
------- -------
Master Core IO : 1.001 4.009
Slave Core IO : 0.000 0.000


=========================
[camel-mp] MP:CM> sysrev


SYSREV

Current firmware revisions

MP FW : E.03.15
BMC FW : 03.49
System FW : 45.11
2 REPLIES 2
Steven E. Protter
Exalted Contributor

Re: sysrev output

Shalom, how are you today?

The reason the output is totally different is:

1) The two machines are entirely different models. One is cell based, one is a single machine.

2) The firmware level is different between the machines, due to them being differnet models and the firmware being installed to a different leve.

Please post the model numbers of the machines and I can provide you a link that will give you precise information concerning the firmware. As I discovered the hard way a few weeks back, its very important on Itanium machines to have the proper firmware installed.

Here is a general link.

http://h20000.www2.hp.com/bizsupport/TechSupport/ProductRoot.jsp?lang=en&cc=il&taskId=135

SEP
Steven E Protter
Owner of ISN Corporation
http://isnamerica.com
http://hpuxconsulting.com
Sponsor: http://hpux.ws
Twitter: http://twitter.com/hpuxlinux
Founder http://newdatacloud.com
nanan
Trusted Contributor

Re: sysrev output

Hi avik

The reason why so different output you have is that those system is diffrent architecture.

the former is Cell base, the latter is not

2. MP
FPGA MP
------- -------
Master Core IO : 1.001 4.009
Slave Core IO : 0.000 0.000



Regards
nanan