- Community Home
- >
- Servers and Operating Systems
- >
- HPE BladeSystem
- >
- BladeSystem - General
- >
- Can all the CPUs see all the memory on a blade??
Categories
Company
Local Language
Forums
Discussions
Forums
- Data Protection and Retention
- Entry Storage Systems
- Legacy
- Midrange and Enterprise Storage
- Storage Networking
- HPE Nimble Storage
Discussions
Discussions
Discussions
Forums
Discussions
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
- BladeSystem Infrastructure and Application Solutions
- Appliance Servers
- Alpha Servers
- BackOffice Products
- Internet Products
- HPE 9000 and HPE e3000 Servers
- Networking
- Netservers
- Secure OS Software for Linux
- Server Management (Insight Manager 7)
- Windows Server 2003
- Operating System - Tru64 Unix
- ProLiant Deployment and Provisioning
- Linux-Based Community / Regional
- Microsoft System Center Integration
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Community
Resources
Forums
Blogs
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
03-08-2010 10:42 AM
03-08-2010 10:42 AM
Can all the CPUs see all the memory on a blade??
Ivan had a question from a customer:
I got a quick question from a customer that I’m hoping someone can provide clarification.
With the new Intel Nehalem architecture, we understand that on a two socket server (ie. BL490c G6) there are 18 DIMM sockets; with 9 DIMMs per processor socket. Additionally, in order for access to all 18 DIMMs, both processors need to be installed.
Based on a fully populated processor and memory configuration (ie. 2 x E5540 processors, and 18 x 4GB DIMMs (72GB)) the question is:
- If Processor #1 gets a transaction request, can it utilize memory from all 18 DIMMs or just the 9 x DIMMs associated to it's socket?
**********************************************************************************************************
Charles provided the answer:
All cores, All processors, see all the memory. Accessing a neighbor's memory adds some latency, but this may be negligeable depending on apps.
Chuck
***********************************************************************************************************
Have you used all DIMMs for a single CPU? Have you evaluated what the performance hit is? Let us know.