Operating System - HP-UX
1833055 Members
2465 Online
110049 Solutions
New Discussion

PA-RISC PA-8900 processor pinout and hardware manual

 
frgo
Regular Visitor

PA-RISC PA-8900 processor pinout and hardware manual

Hi all:

I am currently looking for any information on the processor pinout of the PA-8900 1.1. GHz processor. Also, any additional information on processor modules using this processor and data on power supply requirements ((voltage, wattage, sequencing, etc.) would be fantastic.

Does anyone here have any pointers or even relevant info?

Thank you very much in advance for taking the time to read and maybe even answer back.

Regards

   Frank

 

4 REPLIES 4
shiva_jr
HPE Pro

Re: PA-RISC PA-8900 processor pinout and hardware manual

Hi frgo,
  Please find some more detail on PA-8900 Processor.

Overview :

The PA-8900 is a slightly tweaked PA-8800 PA-RISC processor with a doubled L2 cache and higher clock speed, released by HP in 2005 only one year after the PA-8800 as the last PA-RISC processor in its lineup.

Details :

  • PA-RISC version 2.0, 64-bit architecture, multi-processor capable, 4-way superscalar
  • Two cores and ten functional units per core: 2 integer ALUs, 2 shift/merge units, 2 complete load/store pipelines, 2 Floating Point multiply/accumulate units, 2 Floating Point divide/square root units
  • IRB: 56-entry instruction queue/reorder buffer
  • TLB: 240-entry fully-associative dual-ported per core
  • BTAC: 32-entry Branch Target Address Cache; BHT: 2048-entry Branch History Table per core
  • Cache 0.75 MB instruction and 0.75 MB data L1 per core on-chip, 4-way set associative
  • Cache 64 MB L2 off-chip
  • Cache L2 is shared between the cores, L2 controller is on-chip
  • Memory up to 16 TB supported with 44-bit physical addresses
  • Memory and I/O controllers are external
  • MAX-2 multimedia extensions  subword arithmetic for multimedia applications
  • Itanium 2 processor bus, 200 MHz clock, 128-bit, 6.4 GB/s bandwidth
  • Up to 1.1 GHz clock speed with 1.5 V core voltage
  • 23.6×15.5 mm2 die, 317,000,000 FETs, 0.13µ, 8-layer Silicon-on-Insulator CMOS

Used in servers :

  • HP 9000 rp3410, rp3440, HP 9000 rp4410, rp4440,  HP 9000, rp7440, rp8440 servers
  • HP C8000 workstations
  • HP 9000 L1500-9X (rp5430), L2000-9X (rp5450) servers
  • HP 9000 N4000-9X (rp7405, rp7410) servers
  • HP 9000 Superdome mainframes (SD16B, SD32B, SD64B)

    Regards,
    Shiva_JR
    Please mark as 'Accepted solution' if my post worked and award the 'Kudos'.


I work at HPE
HPE Support Center offers support for your HPE services and products when and how you need it. Get started with HPE Support Center today.
[Any personal opinions expressed are mine, and not official statements on behalf of Hewlett Packard Enterprise]
Accept or Kudo
frgo
Regular Visitor

Re: PA-RISC PA-8900 processor pinout and hardware manual

Hi Shiva,

thank you so much for the information you listed. This is all helpfull in further looking for more information. I am still looking for info on the processor's pin assignments and very low-level in-depth processor hardware information.

Thanks again and best wishes.

Regards

  Frank

Arnaud Delaloy
Valued Contributor

Re: PA-RISC PA-8900 processor pinout and hardware manual

hello,

you should have a look at openpa.net, there is a lot of history and technical details on PA-RISC processors, chipsets and systems   https://www.openpa.net/pa-risc_design.html 

but I'm not sure if it goes down to the pinout assignment...

 

Arnaud.

frgo
Regular Visitor

Re: PA-RISC PA-8900 processor pinout and hardware manual

Hi Arnaud,

thank you for the pointer. OpenPA is a very valuable source and has many in-depth articles on PA-RISC. Unfortunately, the information I am looking for seems to be unobtanium. I keep digging ...

Thanks again!

Best,

   Frank