- Community Home
- >
- Storage
- >
- Midrange and Enterprise Storage
- >
- XP Storage
- >
- Re: CHIPS port balancing
Categories
Company
Local Language
Forums
Discussions
Forums
- Data Protection and Retention
- Entry Storage Systems
- Legacy
- Midrange and Enterprise Storage
- Storage Networking
- HPE Nimble Storage
Discussions
Forums
Discussions
Discussions
Forums
Discussions
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
- BladeSystem Infrastructure and Application Solutions
- Appliance Servers
- Alpha Servers
- BackOffice Products
- Internet Products
- HPE 9000 and HPE e3000 Servers
- Networking
- Netservers
- Secure OS Software for Linux
- Server Management (Insight Manager 7)
- Windows Server 2003
- Operating System - Tru64 Unix
- ProLiant Deployment and Provisioning
- Linux-Based Community / Regional
- Microsoft System Center Integration
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Discussion Boards
Community
Resources
Forums
Blogs
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-03-2007 04:28 AM
09-03-2007 04:28 AM
Solved! Go to Solution.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-03-2007 05:07 AM
09-03-2007 05:07 AM
Re: CHIPS port balancing
The first pair will have starting ports, depends upon CHIP configuration:
e.g. 16 Port CHIP board will have port: 1A 3A 5A 7A 1C 3C 5C 7C 1E 3E 5E 7E 1G 3G 5G 7G
In above example alternate ports are shared by a single microprocessor (MP0.. thru MP7)
MP0 shared be 1A & 5A
MP1 shared by 3A & 7A
MP2 shared by 1C & 5C
...
...
MP7 shared by 3G & 7G
So when you are populating the CHIP ports, there are simple guidelines:
-Always have dual path connectivity (1A/2A... 7G/8G)
-spread applications across multiple CHIP pairs (if you have more than single CHIP pair), this is to avoid any situation when there are multiple CHIP port failures and special cases need forcible replacement of XP parts.
-Keep the MP sharing in mind and not to put cluster servers on the shared CHIP ports (e.g. Host1 to 1A/2A and Host2 to 5A/6A)
-A total of hosts per MP should be balanced on all the MPs.
-Try NOT to mix various OS types on single CHIP port(say HPUX & Windows on 3C/4C)
-If you have performance numbers from applications, keep a max of 6000 IOPS per MP.
Hope this is enough for you to start learning about load balancing.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-03-2007 05:51 AM
09-03-2007 05:51 AM
Re: CHIPS port balancing
CHA-1Q, CHA-1R, CHA-1S, CHA-2V, CHA-2W, CHA-2X, and CHA-2Y. Each "CHA" has four ports associated with it.
Ex: CHA-1P ports: CL1-A, CL1-B, CL1-C, CL1-D
So are the "CHA" listed in CV are really the my CHIPs? CHA-1P and CHA-2V are a pair?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-04-2007 12:17 AM
09-04-2007 12:17 AM
Re: CHIPS port balancing
1A/5A
3A/7A
1C/5C
3C/7C
(the above are port numbers that physically reside on CHA-1P)
I have grouped two ports together on each line as on some boards a pair of ports share a single MP (micro processor).
The "CHA" part of the name indicates it is a CHAnnel package (contains front end ports). The "1P" part of the name is the physical slot number in the XP that it sits in.
These channel boards are purchased and installed in pairs. On board per cluster on the XP. When you buy a 16 port feature there will be 8 front-end ports on one baord installed in one cluster and 8 front-end ports on another board installed in the other cluster to make the pair. Clsuter here does not refer to OS or Application clsuter but the two clusters that comprise the XP.
Hmmmm this could be even more confusing if you are not familiar with the XP architecture..... so hope Im not making it more difficult for you.
Basically CHA-1P, CHA-1Q ,CHA-1R..... are not your CHIPs, they are the boards that your CHIPs sit on and there are multiple CHIPs per CHA...
HTH :-D
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-04-2007 04:18 AM
09-04-2007 04:18 AM
Re: CHIPS port balancing
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-04-2007 07:44 PM
09-04-2007 07:44 PM
Re: CHIPS port balancing
You have multiple CHIPs on each CHAnnel package such as CHA-1P
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-05-2007 05:21 AM
09-05-2007 05:21 AM
Re: CHIPS port balancing
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-05-2007 06:13 AM
09-05-2007 06:13 AM
Re: CHIPS port balancing
As for separating different host OS's onto different ports I would suggest that this is overkill. You can do it but I do not think you will see any benefit to this (I have never seen it suggested as a performance enhancing practice). Although I suppose if a CHIP was only running in a single mode, e.g. HP then it might put less overhead on the MP. But I doubt this is noticeable.
The XP1024 is designed to be able to handle different host types on the same physical port using Host Storage Domains.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-06-2007 12:41 AM
09-06-2007 12:41 AM
Re: CHIPS port balancing
When purchasing a channel board you must buy them in pairs (one for cluster 1 and the other for cluster 2).
So looking in CV, I have four pairs of channel boards.
CLUS_1 CLUS_2
===============
CHA-1P CHA-2V
CHA-1Q CHA-2W
CHA-1R CHA-2X
CHA-1S CHA-2Y
There are four CHIP ports per channel board.
CHA-1P CHA-1Q CHA-1R CHA-1S
=================================
CL1-A CL1-E CL1-J CL1-N
CL1-B CL1-F CL1-K CL1-P
CL1-C CL1-G CL1-L CL1-Q
CL1-D CL1-H CL1-M CL1-R
So using the above data, where are my microprocessors located at then and how should I avoid over utilizing one micro-port?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-06-2007 07:29 PM
09-06-2007 07:29 PM
SolutionRe spreading the load. This is very specialised and depends on workload characterisitics, random vs sequential etc.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-07-2007 09:23 AM
09-07-2007 09:23 AM
Re: CHIPS port balancing
Anyways, you are right with all the numbering for cluster, board and ports.
I haven't seen any of the 4 port card in my career but they are not sharing the MPs. Each port uses dedicated MP, so you don't need to be worried about overloading MPs.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
09-08-2007 02:07 PM
09-08-2007 02:07 PM
Re: CHIPS port balancing
Thanks! You've been most helpful and patience with me on this.
Amar,
Thnks for your comments. Here's a couple of beans for ya! :)